

Number system

Binary	Base	
	2	0-1
Octal	8	0-7
Decimal	10	0-9
Hexadecimal	16	0-9 A-F

★ Binary $\rightarrow$ decimal

$$(100)_2 = (4)_{10}$$

$$1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0 = 4 + 0 + 0 = 4$$

$$(100)_2 = (4)_{10}$$

$$(10010)_2 = (18)_{10}$$

$$1 \times 2^4 + 0 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 = 16 + 0 + 0 + 2 + 0 = 18$$

* Decimal $\rightarrow$ Binary

$$(6)_{10} = (110)_2$$

LCM

$$\underline{110}$$

2	6
3	- 0
1	- 1

↑

* $(14)_{10} = (1110)_2$ 2 | 14

check how it right

$$\begin{array}{r}
 1 \ 1 \ 1 \ 0 \\
 2^3 \ 2^2 \ 2^1 \ 2^0 \\
 8 \ 4 \ 2 \ 0 \\
 \hline
 8 + 4 + 2 = 14
 \end{array}$$

* $(156894)_{10} = ()_2$

check

$(156)_{10} = ()_2$

$(156)_{10} = (10011100)_2$

2		156
2		78 - 0
2		39 - 0
2		19 - 1
2		9 - 1
2		4 - 0
2		2 - 0
2		1 - 0

10011100

$(10.01)_2 = (2.25)_{10}$

$$2^1 + 2^0 + 2^{-1} + 2^{-2} = 2 + 1 + \frac{1}{2} + \frac{1}{4}$$

~~$2 + 0 + 2 = 4$~~

$2 + 0.25 = 2.25$

$$\star (11.101)_2 = (3.625)_{10}$$

$$2^1 + 2^0 + 2^{-1} + 2^{-2} + 2^{-3}$$

$$3 + 0.5 + 0 + 0.125 = 3.625$$

$$\frac{1}{2} + \frac{1}{4} = 0.5 + 0.125 = 0.625$$

$$\star (6.5)_{10} = (?)_2$$

$$\begin{array}{r} 2 \overline{) 6} \\ \underline{2} \\ 4 \rightarrow 0 \\ \underline{4} \\ 0 \rightarrow 1 \end{array}$$

$$.5 \times 2 = 1.0 \rightarrow 1$$

$$(110.1)$$

$$110.$$

$$(6.5)_{10} = (110.1)_2$$

$$\star (0.6875)_{10} = (?)_2$$

$$.6875 \times 2 = 1.3750 = 1.0$$

$$.3750 \times 2 = 0.7500 = 0$$

$$.7500 \times 2 = 1.5000 = 1$$

$$.5000 \times 2 = 1.0000 = 1$$

$$(0.6875)_{10} = (0.1011)_2$$

$$\star (54.54)_{10} = ()_2$$

$$\star (3/8)_{10} = ()_2$$

$$\star (111.111)_2 = ()_{10}$$

$$\star (100.001)_2 = ()_{10}$$

$$\rightarrow \textcircled{i} (54.54)_{10} = ()_2$$

$2 \overline{) 54}$	$\cdot 54 \times 2 = 1.08$	1
$2 \overline{) 27} - 0$	$\cdot 08 \times 2 = 0.16$	0
$2 \overline{) 13} - 1$	$\cdot 16 \times 2 = 0.32$	0
$2 \overline{) 6} - 0$	$\cdot 32 \times 2 = 0.64$	0
$2 \overline{) 3} - 0$	$\cdot 64 \times 2 = 1.28$	1
$1 - 1$	$\cdot 28 \times 2 = 0.56$	

$$(54.54)_{10} = (110110.10001)_2$$

$$\star \textcircled{i} (3/8)_{10} = ()_2$$

$$\textcircled{i} (3/8)_{10} = ()_2$$

$$\textcircled{ii} (0.375)_{10} = ()_2$$

$\cdot 375 \times 2 = 0.75$	0
$\cdot 75 \times 2 = 1.5$	1
$\cdot 5 \times 2 = 1.0$	1

$$(0.375)_{10} = (0.011)_2$$

Q (111.111)₂ = (7.875)₁₀

$$\begin{array}{ccccccc} 1 & & 1 & & 1 & & 1 \\ \times & & \times & & \times & & \times \\ 2^2 & + & 2^1 & + & 2^0 & + & 2^{-1} & + & 2^{-2} & + & 2^{-3} \end{array}$$

$$4 + 2 + 1 + 0.5 + 0.25 + 0.125$$

$$7 + 0.875 = 7.875$$

Q (100.001)₂ = (4.125)₁₀

$$\begin{array}{ccccccc} 1 & & 0 & & 0 & & 0 & & 0 & & 1 \\ \times & & \times & & \times & + & \times & & \times & & \times \\ 2^2 & + & 2^1 & + & 2^0 & & 2^{-1} & & 2^{-2} & & 2^{-3} \end{array}$$

$$4 + 0 + 0 + 0 + 0 + 0 + 0.125$$

$$4 + 0.125 = 4.125$$

* Binary to Octal

(110)₂ = ()₈

$8 = 2^3 = 3 \text{ bit pairing}$

$$\begin{array}{ccc} 1 & 1 & 0 \\ \times & \times & \times \\ 2^2 & + & 2^1 & + & 2^0 \end{array}$$

$$4 + 2 + 0$$

$$(6)_8$$

$$* \quad (11001)_2 = (?)_8$$

0	1	1	0	0	1
✓	✓	↓	✗	✗	✗
2^2	2^1	2^0	2^2	2^1	2^0

$2+1$	$0+0+1$
-------	---------

3	1
$(31)_8$	

$$* \quad (1001111)_2 = (?)_8$$

0	0	1	0	0	1	1	1	1
✓	✓	↓	✓	✓	✓	✓	✓	✓
2^2	2^1	2^0	2^2	2^1	2^0	2^2	2^1	2^0

1	$0+0+1$	$4+2+1$
---	---------	---------

1	1	7
$(117)_8$		

$$(11.01)_8 = ()_2$$

↓

$$(011:010)$$

$$\begin{array}{ccc} 0 & 1 & 1 \\ 2^2 & 2^1 & 2^0 \end{array} \quad \begin{array}{ccc} 0 & 1 & 0 \\ 2^2 & 2^1 & 2^0 \end{array}$$

$$0 + 2 + 1$$

$$0 + 2 + 0$$

$$(3.2)_8$$

Octal to Binary (3 bit representation for every digit)

$$(64)_8 = ()_2$$

$$\begin{array}{c} \swarrow \quad \searrow \\ 6 \quad 4 \end{array} \quad \rightarrow \quad \cancel{100110} \quad (110100)_2$$

$$\begin{array}{ccccc} 4 & 3 & 2 & 1 & 0 \\ 2 & 2 & 2 & 2 & 2 \end{array}$$

$$8 \quad 4 \quad 2 \quad 1$$

$$1 \quad 0 \quad 0 \rightarrow 4$$

$$4 + 2 = 6 \quad 1 \quad 1 \quad 0 \rightarrow 6$$

$$(431)_8 = ()_2 = \cancel{100110} \quad 2$$

$$\begin{array}{cccc} 3 & 2 & 1 & 0 \\ 2 & 2 & 2 & 2 \\ 4 & 2 & 1 & \end{array}$$

$$(10001100)_2$$

$$\begin{array}{l} 001 \rightarrow 1 \\ 011 \rightarrow 3 \\ 100 \rightarrow 4 \end{array}$$

$$(d) (84)_8 = ()_2$$

$$\begin{array}{cccc} 3 & 2 & 1 & 0 \\ 2 & 2 & 2 & 2 \end{array}$$

$$\begin{array}{cccc} 8 & 4 & 2 & 1 \end{array}$$

$$\begin{array}{cccc} & & 1 & 0 & 0 \end{array}$$

$$\begin{array}{cccc} 1 & 0 & 0 & 0 \end{array}$$

$$(1000100)_2$$

wrong Question because 8 can not
in octal only (0-7)

* Octal to Decimal

$$(74)_8 = ()_{10} = (60)_{10}$$

$$(111100)_2$$

$$\begin{array}{cccccc} 5 & 4 & 3 & 2 & 1 & 0 \\ 2^5 & 2^4 & 2^3 & 2^2 & 2^1 & 2^0 \end{array} = 60$$

* Decimal to Octal

$$(99)_{10} = (?)_8$$

8	34
8	11 → 6
	7 → 3

$$(11)_2 = (13)_8$$

$$(136)_8$$

* Binary to Hexa

$$(100100)_2 = (?)_{16}$$

$$16 = 2^4 = 4 \text{ bit-pairing}$$

0	0	1	0
2^3	2^2	2^1	2^0
2	2	2	2

$$0 + 0 + 2 + 0$$

0	1	0	0
2^3	2^2	2^1	2^0
2	2	2	2

$$0 + 4 + 0 + 0$$

2 4

$$(24)_{16}$$

*

$$\star \quad (11101111)_2 = (\quad)_{16}$$

$$\begin{array}{cccc|cccc} 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1 \\ 2^3 & 2^2 & 2^1 & 2^0 & 2^3 & 2^2 & 2^1 & 2^0 \end{array}$$

$$8 + 4 + 2 + 0$$

$$14$$

$$8 + 4 + 2 + 1$$

$$15$$

$$(0-9) \rightarrow \begin{array}{cccccc} 10 & 11 & 12 & 13 & 14 & 15 \\ A & B & C & D & E & F \end{array}$$

$$(EF)_{16}$$

$$\star \quad (11000001)_2 = (\quad)_{16}$$

$$\begin{array}{cccc|cccc} 1 & 1 & 0 & 0 & 0 & 0 & 0 & 1 \\ 2^3 & 2^2 & 2^1 & 2^0 & 2^3 & 2^2 & 2^1 & 2^0 \end{array}$$

$$8 + 4 + 0 + 0$$

$$12 \rightarrow C$$

$$0 + 0 + 0 + 1$$

$$1$$

$$(C1)_{16}$$

$\star$

Hexa $\rightarrow$ binary

$$(E39)_{16} = (\quad)_2$$

4 bit 4 bit 4 bit rep

32 16 8 4 2 1

1 0 0 0 → 14

0 0 1 1 → 3

1 0 0 1 → 9

(111000111001)₂

	D	B	0	H
0	0	0	0	0
1	1	1	1	1
2	10	10	2	2
3	11	11	3	3
4	100	4	4	4
5	101	5	5	5
6	110	6	6	6
7	111	7	7	7
8	1000	8	8	8
9	1001	9	9	9
10	1010	10	10-A	10-A
11	1011	11	11-B	11-B
12	1100	12	12-C	12-C
13	1101	13	13-D	13-D
14	1110	14	14-E	14-E
15	1111	15	15-F	15-F

Q1

what is the role of number system in digital electronics?

ans $\Rightarrow$ Number system plays a fundamental role

1. Representation of data
2. Arithmetic operations.
3. Data storage
4. Addressing and Memory
5. Data transmission
6. logic gate.

Q2

what is the benefit of hexadecimal number system:

ans $\Rightarrow$

- because it compresses the data.
- Easy to convert
- Usefulness in computing
- Human readability

Q3

what is the application ~~area~~ areas of octal numbers.

ans $\Rightarrow$ It is used in 8 bit system.
Computer Science, Networking, Data Storage, programming languages.

* Binary Arithmetic

2/3

1-1

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Carry = 1

1110.110
1100.011
11011.001

11010

Sub

A	B	sub	Carry
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Carry 0 = 10

1100
0101
1001

$$\begin{array}{r} 1100 \\ 0101 \\ \hline 1011 \end{array}$$

$$\begin{array}{r} 0111 \\ 11000 \\ 00001 \\ \hline 10111 \end{array}$$

$$\begin{array}{r} 0111 \\ 11000 \\ 01111 \\ \hline 01001 \end{array}$$

Multiplication

A	B	*
0	0	0
0	1	0
1	0	0
1	1	1

ex

$$\begin{array}{r} 1100 \\ 101 \\ \hline 1100 \\ 0000 \\ 1100 \\ \hline 111100 \end{array}$$

Division :-	A	B	÷
	0	0	X
	0	1	0
	1	0	X
	1	1	1

$$\begin{array}{r}
 11 \overline{) 1001011} \quad (011001 \\
 \underline{01} \\
 100 \\
 \underline{11} \\
 0011 \\
 \underline{11} \\
 000 \\
 \underline{00} \\
 01 \\
 \underline{00} \\
 11 \\
 \underline{11} \\
 0
 \end{array}$$

 Quotient $\rightarrow 11001$

 Remainder $\rightarrow 0$

Q

eg $\rightarrow$

$$\begin{array}{r}
 10 \overline{) 1100} \quad (110 \\
 \underline{10} \\
 010 \\
 \underline{10} \\
 000 \\
 \underline{00} \\
 0
 \end{array}$$

~~Quotient~~ $\rightarrow 110$

 Remainder $\rightarrow 0$

9

$$11011 \overline{) 1110010100000(01}$$

$$\begin{array}{r} 001 \\ \underline{11011} \\ 10011 \\ \underline{01111} \\ 00000 \end{array}$$

$$101 \overline{) 1101010(10101}$$

$$\begin{array}{r} 101 \\ \underline{0011} \\ 0 \\ \underline{110} \\ 101 \\ \underline{0011} \\ 0 \end{array}$$

$$\text{remainder} = 001$$

$$\phi = 10101$$

$$\begin{array}{r} 110 \\ \underline{101} \\ 001 \end{array}$$

$$\begin{array}{r} * \quad 11010101 \\ \underline{101} \end{array} = \quad \begin{array}{l} \phi = 101010 \\ R = 11 \end{array}$$

$$\begin{array}{r} 101 \overline{) 11010101} \quad (101010 \\ \underline{101} \downarrow \\ 0011 \downarrow \\ \underline{0} \downarrow \\ 110 \downarrow \\ \underline{101} \downarrow \\ 0011 \downarrow \\ \underline{0} \downarrow \\ 110 \downarrow \\ \underline{101} \downarrow \\ 0011 \downarrow \\ \underline{0} \downarrow \\ 11 \end{array} \quad \begin{array}{l} R = 11 \\ \phi = 101010 \end{array}$$

* Signed / unsigned numbers

Unsigned numbers: Unsigned numbers have no sign that means all unsigned binary numbers are positive numbers.

They contain only the magnitude of number

* Signed numbers: Signed numbers contain both sign and magnitude of number and the sign is placed in front of the number

If sign bit = 0 $\rightarrow$ +ve

If sign bit = 1 $\Rightarrow$ -ve

↳ Sign magnitude form

↳ 2's complement form

MSB $\rightarrow$ most significant bit (Left most)
LSB $\rightarrow$ least significant bit (Right most)

(1) -6 sign magnitude form

↳ ± 110

$+ve 6 \rightarrow 0110$

$7 \rightarrow 0111$

$-7 \rightarrow 1111$

we don't use

~~(2) 2's complement form.~~

* The limitations of sign magnitude

It leads to wastage of data bits
So that's why we don't use.

(2) 2's complement form :

(1) 1's complement of a number
is obtain by complementing all
the bits.

1010 1's $\rightarrow 0101$
2's $\rightarrow 0110$

* 2's complement form $\div$ 2's complement form is obtained by adding one to the one's complement.

* $\swarrow$ 2's c $\searrow$ 7

$\swarrow$ 0111 (111)

1's c $\rightarrow$ 1000

2's c $\rightarrow$ $\begin{array}{r} 1000 \\ +1 \\ \hline 1001 \end{array}$

$\begin{array}{r} 2^3 \ 2^2 \ 2^1 \ 2^0 \\ -2^3 + 0 + 0 + 1 \\ \hline -8 + 1 = -7 \end{array}$

$\begin{array}{r} 2 \overline{) 7} \\ \underline{2} \\ 3 \\ \underline{2} \\ 1 \\ \underline{1} \\ 0 \\ \underline{0} \\ 0 \end{array}$

111
 $\downarrow$
4 bit repr
0111

Note $\rightarrow$ 0-7 $\rightarrow$ 4 bit
8-127 $\rightarrow$ 8 bit

128 $\rightarrow$ above $\rightarrow$ 16 bit

* -6

$\swarrow$ 0110

1's c $\rightarrow$ 1001

2's c $\rightarrow$ $\begin{array}{r} 1001 \\ +1 \\ \hline 1010 \end{array}$

$\begin{array}{r} 2^3 \ 2^2 \ 2^1 \ 2^0 \\ -2^3 + 0 + 2 + 0 \\ \hline -8 + 2 = -6 \end{array}$

✱

$$-15 =$$

1111

↳ 8 bit

1's c

00001111

11110000

+1

$$-2^7 + 2^6 + 2^5 + 2^4 + 0 + 0 + 0 + 2^0$$

$$(-128 + 64 + 32 + 16 + 1) = -15$$

2's c

11110001

4 bit

8 bit

16 bit

⑩

-21 → answer

00010101

1's c → 11101010

+1

2's c →

11101011

⑪

-108

binary no

↳

(1101100)

1's c →

001101100

+1

10010011

2's c →

+1

10010100

2 | 108

2 | 54 - 0

2 | 27 - 0

2 | 13 - 1

2 | 6 - 1

2 | 3 - 0

1 - 1

1101100

8 bit

01101100

✱

+8 -8
1000

1(000)
111 → 7

2/8
2/4-0
2/2-0
1-0

→

1-7 → 4-bit (1000)

8 → 1(000)

→ 00.001.000.0

1st c → 1111 0111

else → +1.

1111.000

8-127 → 8 bit representation

✱

(-131) - B → ~~1(00.0000.11)~~
1(000000.11)

000000000010000011

16-bit

1st c → 1111111101111100

2nd c →

1111111101111101

2/131

2/65-1

2/32-1

2/16-0

2/8-0

2/4-0

2/2-0

1-0


~~Gray code~~

It is also known as Unit distance code

Gray Codes: The reflected binary code (RBC) also known as gray code is an ordering of binary number systems such that two successive values differ in only one bit.

	B	G
0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0010
4	0100	0110

$B \rightarrow G$: binary के पहले bit को same रखें व उसके बाएं वाला से xor करें
(same to 0) (different to 1)




G → B
 0000 ← 0
 0001 ← 1
 0011 ← 2
 0010 ← 3
 0110 ← 4

why we use gray code → To facilitate
 (i) error prevention
 (ii) Use in K-map
 (iii) A/D

~~10~~

G - B



* $(1100)_G = ()_2$ | $B = (1000) \rightarrow \text{Gray}$
 $G \rightarrow (1100)$

$G =$ $\begin{array}{cccc} & 1 & & \\ & \nearrow & & \\ & 0 & & 0 \end{array}$

$B =$ $\begin{array}{cccc} & 1 & & \\ & \nwarrow & & \\ & 0 & & 0 \end{array}$

$B = (1000)$

$B = (0100) \rightarrow \text{Gray}$

(0110)

$G (0110)$

$\begin{array}{cccc} 0 & 1 & 1 & 0 \end{array}$

$B = \begin{pmatrix} 0 & 1 & 0 & 0 \end{pmatrix}$

* BCD Code

* BCD: BCD is the system of writing numbers that assigns a four digit binary code to each digit 0 to 9 in decimal no system.

$(10)_{10} = ()_{BCD}$ | $(22)_{10} \rightarrow ()_{BCD}$ | $(12)_{10} \rightarrow ()_{BCD}$
 $\downarrow$ $\downarrow$ $\downarrow$
 0010 0010 0010
 $(0001 \quad 0000)$ or application $(0010 \quad 0010)_{BCD}$

* what is the need of BCD in digital displays.

* what is diff b/w BCD & Hexa.

ans A-f we don't use in ~~hex~~ BCD only upto (0 to 9).

A-f → forbidden no in BCD.

* $(F)_{16} = ()_{BCD}$ $(15)_{10} = ()_{BCD}$
 $(00010101)_{BCD}$

$$\begin{array}{r} 2 \overline{) 8} \\ \underline{4} \\ 4 \\ \underline{4} \\ 0 \end{array}$$

(101)

$(15)_{10} = ()_{BCD}$

$\downarrow$ ~~00010101~~

in binary

$\downarrow$

then BCD

Assignment

① what are Excess-3 and its application areas.

② what are ASCII Code How they are different from unicode.

* Now ~~161~~ $(161)_{16} = ()_{10} = ()_{BCD}$

✓ ② $(100100111)_2$

✓ ③ $(-132)_{10} = ()_2$

✓ ④ $(110010)_2 = ()_8 = ()_{10} = ()_{16}$

binary → ASCII → BCD

* What is the need of BCD in ~~digital~~ ~~displays~~.

ans in digital displays, digital calculator weight scales, Diesel pumps;

* What is the difference b/w BCD & Hexa Code.

BCD	Hexa
(i) Base : 10	Base : 16
(ii) Number of digits (0-9)	Number of digit (0-9, A-F)
(iii) range of values 0-99	Range of values 0-FFFF
(iv) easy for computers to perform arithmetic operations	easy to convert binary to hexadecimal.

(1) $(161)_{10} \rightarrow ()_{10} \rightarrow ()_{BCD}$

$$\begin{array}{cccc} 8 & 4 & 2 & 1 \\ \hline 0 & 0 & 0 & 1 \rightarrow 1 \quad (000101100001)_2 \\ \hline 0 & 1 & 1 & 0 \rightarrow 6 \end{array}$$

$$00001 \rightarrow 1$$

$$\begin{array}{cccccccc} 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 1 \\ & & & 2^8 & 2^7 & 2^6 & 2^5 & 2^4 & 2^3 & 2^2 & 2^1 & 2^0 \end{array}$$

$$256 + 64 + 32 + 1 = (353)_{10} \rightarrow ()_{BCD}$$

$$(001101010011)_{BCD}$$

* $(F)_{16} = ()_{BCD}$

$(15)_{10} =$

$(0001 \rightarrow 0101)$
 $(0001 \ 0101)$

$2 \overline{) 5}$

$2 \overline{) 2} - 1$

$1 - 0$

(101)

* $(1001.00 - 111)_2$

$=$

$0 \ 1 \ 1 \ 0 \ 1 \ 1$
 $1 \ 0 \ 0 \ 1 \ 0 \ 0$

$1 \ 1 \ 1$

$0 \ 1 \ 1 \ 1 \ 0 \ 1$

$= 11101$

$64 +$
 32
 4
 36
 7

$2 \overline{) 29}$

$2 \overline{) 14} - 1$

$2 \overline{) 7} - 0$

$2 \overline{) 3} - 1$

$1 - 1$


(11101)

Logic Gate

Logic gate: A logic gate is an electronic device that makes logical decisions based on the different combination.

Types:

① AND - Gate $\rightarrow$




A	B	O/P
0	0	0
0	1	0
1	0	0
1	1	1

$$O/P = A \cdot B$$

②

OR Gate $\rightarrow$




A	B	O/P
0	0	0
0	1	1
1	0	1
1	1	1

$$O/P = A + B$$

③

Not gate $\rightarrow$




A	O/P
0	1
1	0

$$O/P = \bar{A}$$

only single input in Not gate.

(4) XOR / EX-OR gate:




A	B	o/p
0	0	0
0	1	1
1	0	1
1	1	0

$$\begin{aligned}
 \text{o/p} &= A \cdot B' + A' \cdot B \\
 &= A \oplus B \quad \text{Short form}
 \end{aligned}$$

~~* Universal gate~~ universal gate


(1) NAND gate : $\text{AND} + \text{NOT} = \text{NAND}$



A	B	o/p
0	0	1
0	1	1
1	0	1
1	1	0

$$\begin{aligned}
 \text{o/p} &= \overline{A \cdot B} \\
 &= A' + B' \quad \text{valid}
 \end{aligned}$$

(2) NOR $\rightarrow$ OR + NOT =




O/P

$$O/P = A + B$$

$$= A' \cdot B'$$

A	B	O/P
0	0	0
0	1	1
1	0	1
1	1	1




$$O/P = A'B' + AB$$

$$= A \odot B$$


A	B	O/P
0	0	1
0	1	0
1	0	0
1	1	1

Make circuit from logic gate.

At O/P = $A + B \cdot C$ using logic gate make circuit



$$* (A' \cdot B) + (B \cdot C')$$

 Solⁿ $\rightarrow$


AND	}	Basic gates
OR		
NOT		
XOR		
XNOR	}	Universal gate
NAND		
NOR		

* What is the meaning of universal gate?



A gate which can implement any boolean function without ~~using~~ using any other gate.

The NAND ~~AND~~ NOR gate are called universal gate.

Advantages -


NAND and NOR gates are economical and easier to fabricate than the other gate.

economical and easier to fabricate than the other gate.





$$\overline{A \cdot B} = \overline{A \cdot A} = \overline{A} = A'$$

$$\text{AND} = A \cdot B, \text{ NAND} = \overline{A \cdot B}$$



$$\text{AND} + \text{NOT} = \text{NAND}$$



$$\text{NAND} + \text{NOT} = \text{AND}$$



(3) ~~ii~~ NAND to OR


(.) ~~AND~~
 Complement
 (+)

$$\begin{aligned}
 \text{OR} &= A+B \leftarrow \\
 \text{NAND} &= \overline{A \cdot B} \\
 \overline{A \cdot B} &= \overline{A+B} \quad \text{--- } \overline{A+B} = A+B \\
 \overline{A+B} &= A+B
 \end{aligned}$$




(4) ~~iii~~ NOR to NOT

$$\text{NOR} = \overline{A+B} = \overline{A+B} = \overline{A+B} = \overline{A}$$




5) NOR $\rightarrow$ OR $\overline{A+B} \Rightarrow A+B$



6) NOR $\rightarrow$ AND


$$\overline{A} \cdot \overline{B} \rightarrow A \cdot B$$






7) NOR $\rightarrow$ NAND
AND + NOT = NAND

H.W. How to create XOR, XNOR gate

8) using universal gates
NOR gate using NAND




7) ~~A~~ NAND using NOR




XOR using NAND

$$A' + B' \rightarrow A'B + AB'$$



XNOR using NAND

add in upper diagram only.



* Boolean Algebra

* what is boolean algebra? It is used to analyse and simplify the digital circuits. It uses only the binary numbers 0 and 1 that's why sometimes it is also called binary algebra.

boolean laws: (i) Commutative laws

$$(a) A \cdot B = B \cdot A$$

$$(b) A + B = B + A$$

(ii) Associative: (a) $(A \cdot B) \cdot C = A \cdot (B \cdot C)$

$$(b) (A + B) + C = A + (B + C)$$

(iii) Distributive: (a) $A \cdot (B + C) = (A \cdot B) + (A \cdot C)$

$$(b) A + (B \cdot C) = (A + B) \cdot (A + C)$$

(iv) AND law $\rightarrow$ (a) $A \cdot 0 = 0$

$$(b) A \cdot 1 = A$$

$$(c) A \cdot A = A$$

$$(d) A \cdot A' = 0$$

(v) OR law: (a) $A + 0 = A$

$$(b) A + 1 = 1$$

$$(c) A + A = A$$

$$(d) A + A' = 1$$

(vi) Double Inversion law:

$$(A')' = A$$

De Morgan's theorem:

$$(1) (A+B)' = A' \cdot B'$$

$$(2) (A \cdot B)' = A' + B'$$

How to simplify and minimise boolean expression using boolean law:

$$F = (A+B)(A+C)$$

$$= A + AC + AB + BC$$

$$= A(1+C) + AB + BC$$

$$= A + AB + BC$$

$$= A(1+B) + BC$$

$$= A(1) + BC$$

$$= A + BC$$

4 marks
MF SA

$$F = A'B + BC' + BC + AB'C' \quad [4m]$$

$$F = A'B + B(C' + C) + AB'C'$$

Ans

$$F = A'B + B + AB'C'$$

$$F = B(A' + 1) + AB'C'$$

$$= B + AB'c' \Rightarrow B + (AB'c')$$

$$= (B+A)(B+B')(B+c')$$

$\downarrow$ according to distributive law
 $\rightarrow$ OR law

$$= (B+A)(B+c')$$

$$= B + Bc' + AB + Ac'$$

$$= B(1+c') + AB + Ac'$$

$\downarrow$ according to — OR —

$$= B(1) + AB + Ac'$$

$$= B(1+A) + Ac'$$

$\downarrow$ according to — OR —

$$= \boxed{B+Ac'}$$

* $F = abc'd' + abc'd + abcd + ab'cd + abcd' + ab'cd'$

Ans. $\Rightarrow AB + AC$

$$abc'(d+d') + acd(b+b') + acd'(b+b')$$

$$= abc' + acd + acd'$$

$$= abc' + acd + acd'$$

$$= abc' + ac(d+d')$$

$$= abc' + ac \Rightarrow ac + abc' \text{ distributive law}$$

$$(ac+a)(c+b)(ac+c') \Rightarrow a(c+1)(ac+b)(ac+c')$$

$$a(a(c+b)(ac+c')) \Rightarrow (aac + ab)(ac+c') = (ac+ab)(ac+c')$$

$$ac \cdot ac + acc' + abac + abe' \Rightarrow ac + 0 + abc + abc'$$

$$\Rightarrow ac + ab(c+c') \Rightarrow ac + ab = \boxed{ab+ac}$$

$$f = abc'd + abcd + abcd + abcd + abcd' + ab'cd + ab'cd$$

$$\text{Simplify} \Rightarrow AB + AC + AD$$

~~$$f = abc'd + abcd + abcd + abcd + abcd' + ab'cd + ab'cd'$$~~

~~$$f = abc'$$~~

$$f = abc'd + abcd + abcd + abcd + abcd' + ab'cd + ab'cd$$

$$f = abc' + acd + acd' + ab'cd$$

$$f = abc' + ac(d+d') + ab'cd$$

$$f = abc' + ac + ab'cd$$

$$f = ac + abc' + ab'cd$$

$$= c'(b+b'd) + ac \quad \left\{ \begin{array}{l} b+b'd = b+d \end{array} \right.$$

$$= ac'(b+d) + ac$$

$$= abc' + ac'd + ac$$

$$= a(bcd + c) + ac'd$$

$$= a(b+c) + ac'd$$

$$= ab + ac + ac'd$$

~~$$= ab + ac + ac'd$$~~

$$= ab + a(c+d)$$

$$= ab + ac + ad$$

Q1) What are SOP and POS forms? How to convert one from to another.
(SOP/POS)

* Canonical and standard forms:

A boolean function can be written using Canonical forms that is either (SOP) Sum of products or (POS) Product of sum.

$$F = x'y'z + xy'z + x'y'z'$$

SOP $\rightarrow$ $\begin{matrix} 001 & 110 & 000 \end{matrix}$

SOP $\rightarrow \Sigma(1, 6, 0)$

POS $\rightarrow x y z$

min $\rightarrow 0, 0, 0 \rightarrow 0$

max $\rightarrow 1, 1, 1 \rightarrow 7$

POS $(2, 3, 4, 5, 7)$

$\Pi(2, 3, 4, 5, 7)$


* SOP $\rightarrow \Sigma \rightarrow m \rightarrow \text{minterm} \rightarrow \begin{matrix} 1 \rightarrow A \\ 0 \rightarrow A' \end{matrix}$
 $(x'y'z)$

* POS $\rightarrow \Pi \rightarrow M \rightarrow \text{Maxterm} \rightarrow \begin{matrix} 1 \rightarrow A' \\ 0 \rightarrow A \end{matrix}$
 $(x+y')(x+z')$

A	B	an	M
0	0	AAB	AAB
0	1	AAB	AAB
1	0	AAB	AAB
1	1	AAB	AAB

$$F = \sum (0, 1, 1)$$

$$SOP = 000 \quad 001 \quad 100$$



$$SOP = A'B'C' + A'B'C + AB'C' \rightarrow \text{economy SOP}$$

→ canonical form
lets assume

$A'B'C' \rightarrow$ standard SOP

$$F = \sum (4, 5, 6, 8)$$

$$POS = 7$$

$$SOP = (000 + 011 + 110 + 1100)$$

abcd

Min 0000 $\rightarrow 0$

Max 1111 $\rightarrow 15$


$$POS = \sum (9, 10, 11, 12, 13, 14)$$

2/5	2/9
2/2 - 2	4-1
1-1	2-0
	1
2/8	
2/4 - 0	
2/2 - 0	
7	

pos?

$$F = \pi(4, 5, 2, 8) \quad \begin{matrix} 4 & 5 & 2 & 8 \\ 0100 & 00101 & 0010 & 1000 \end{matrix}$$

$$abcd \quad pos = (a+b'+c+d) \cdot (a+b'+c+d') \cdot (a+b+c'+d) \cdot (a'+b+c+d')$$



$$f = m_1 + m_4 + m_5 + m_7$$

$$pos = ?$$

$$f = \sum(1, 4, 5, 7)$$

$$pos = \pi \rightarrow$$

$$\Rightarrow \pi(0, 2, 3, 6)$$

$$pos = 0000 \quad 0010 \quad 0011 \quad 0110$$

$$F = abc \cdot ab'c \cdot ab'c' \cdot a'b'c$$

$$F = (a+b+c) \cdot (a+b'+c) \cdot (a+b'+c') \cdot (a'+b'+c)$$

Q) $f = xy + xz + yz$ ~~Conomical~~ Conomical SOP?

$$= xy(z+z') + xz(y+y') + yz(x+x')$$

$$= xyz + xyz' + xy'z + xzy' + yzx + yz'x'$$

$$= xyz + xyz' + xy'z + x'yz + xzy' + yz'x'$$

$$= xyz + xyz' + xy'z + x'yz \rightarrow \text{Conomical form}$$

(*)

$$F = (a' + b + c)(b' + c + d')$$

comonical form pos?

$a b c d$

$$F = (a' + b + c + d \cdot d')(b' + c + d' + a \cdot a')$$

$$\underbrace{a' + b + c + d \cdot d'}_{\substack{\downarrow \\ A}} = \underbrace{(a' + b + c + d)}_{\substack{\downarrow \\ B \cdot C}} (a' + b + c + d')$$

by distributive law
(A + b) = (a + b)(a + c)

~~$a' + b + c$~~

$$\underbrace{(b' + c + d' + a \cdot a')}_{\substack{\downarrow \\ A}} = \underbrace{(b' + c + d' + a)}_{\substack{\downarrow \\ B \cdot C}} (b' + c + d' + a')$$

ans $\Rightarrow (a' + b + c + d)(a' + b + c + d')(b' + c + d' + a)(b' + c + d' + a')$

* Commutative law: Commutative law states that changing the sequence of the variables does not have any effect on the output of a logic circuit.

$$(1) A \cdot B = B \cdot A \quad (2) A + B = B + A$$

* Associative law: This law states that the order in which the logic operations are performed is irrelevant as their effect is the same.

$$(1) (A \cdot B) \cdot C = A \cdot (B \cdot C) \quad (2) (A + B) + C = A + (B + C)$$

* Distributive law: $A \cdot (B + C) = A \cdot B + A \cdot C$
 $A + (B \cdot C) = (A + B) \cdot (A + C)$

* AND law: These laws use the AND operation. Therefore, they are called as AND laws.

$$(1) A \cdot 0 = 0 \quad (2) A \cdot 1 = A$$

$$(3) A \cdot A = A \quad (4) A \cdot A' = 0$$

* OR law: These laws use the OR operation. Therefore, they are called as OR laws.

$$(1) A + 0 = A \quad (2) A + 1 = 1$$

$$(3) A + A = A \quad (4) A + A' = 1$$

* Inversion law: This law uses the NOT operation. The inversion law states that double inversion of a variable results in the original variable itself.

$$(A')' = A$$

Q.29 De Morgan's theorem: This theorem states that the complement of a and product of two or more variables ~~or complement of a or product of two or more variables~~ is equal to the sum of the complements of those variables.

$$(1) (A+B)' = A' \cdot B'$$

A	B	A+B
---	---	-----

0	0	0
---	---	---

0	1	1
---	---	---

1	0	1
---	---	---

1	1	1
---	---	---

$$(2) (A \cdot B)' = A' + B'$$

proof: L.H.S = $(A+B)'$

$$R.H.S = A' \cdot B' \quad (1) \text{ Let } A=0, B=0$$

$$L.H.S \Rightarrow (0+0)' = 0' = 1$$

$$R.H.S \Rightarrow (0' \cdot 0') = (1 \cdot 1) = 1$$

A	B	A+B
---	---	-----

0	0	0
---	---	---

0	1	0
---	---	---

1	0	0
---	---	---

1	1	1
---	---	---

$$(2) \text{ Let } A=0, B=1$$

$$L.H.S = (0+1)' = 1' = 0$$

$$R.H.S = (0' \cdot 1') = 1 \cdot 0 = 0$$

$$(3) \text{ Let } A=1, B=0$$

$$L.H.S = (1+0)' = 1' = 0$$

$$R.H.S = (1' \cdot 0') = (0 \cdot 1) = 0$$

$$(4) \text{ Let } A=1, B=1$$

$$L.H.S = (1+1)' = 1' = 0$$

$$R.H.S = (1' \cdot 1') = (0 \cdot 0) = 0$$

$$(2) L.H.S = (A \cdot B)'$$

$$R.H.S = A' + B'$$

$$(1) \text{ Let } A=0, B=0$$

$$L.H.S: (0 \cdot 0)' = 0' = 1$$

$$R.H.S: 0' + 0' = 1 + 1 = 1$$

$$(2) \text{ Let } A=0, B=1$$

$$L.H.S: (0 \cdot 1)' = 0' = 1$$

$$R.H.S: 0' + 1' = 1 + 0 = 1$$

$$(3) \text{ Let } A=1, B=0$$

$$L.H.S: (1 \cdot 0)' = 0' = 1$$

$$R.H.S: 1' + 0' = 0 + 1 = 1$$

$$(4) \text{ Let } A=1, B=1$$

$$L.H.S: (1 \cdot 1)' = 1' = 0$$

$$R.H.S: 1' + 1' = 0 + 0 = 0$$

Q. what are SOP and POS forms? How to convert one form to another.

→ SOP: In SOP form, a Boolean expression is represented as a sum of multiple ~~product~~ product. It is represented by Σ and it is minterm (m).

$$\text{SOP} \rightarrow \Sigma \rightarrow m \rightarrow \text{minterm} \rightarrow 1 \rightarrow A, 0 \rightarrow A'$$

$$(x' \cdot y \cdot z) + (x \cdot y \cdot z')$$

→ POS: In POS form, a Boolean expression is represented as product of multiple sum. It is represented by Π , it is maxterm

$$\text{POS} \rightarrow \Pi \rightarrow M \rightarrow \text{Max-term} \rightarrow 1 \rightarrow A', 0 \rightarrow A$$

$$(x+y) \cdot (y+z)$$

→ SOP to POS conversion

$$Q. \Sigma(1, 6, 0) \quad 6 \rightarrow \begin{matrix} 1 & 1 & 0 \\ a & b & c \end{matrix}$$

$$\text{min} \rightarrow 000 \rightarrow 0$$

$$\text{POS}(2, 3, 4, 5, 7)$$

$$\Pi(2, 3, 4, 5, 7)$$

$$\text{max} \rightarrow 111 \rightarrow 7$$

Q. POS to SOP. $F = \Pi(1, 3, 5)$ $5 \rightarrow 101$ min $000 \rightarrow 0$

$$\Sigma(0, 2, 4, 6, 7)$$

$$\text{max} \rightarrow 111 \rightarrow 7$$

Canonical form

$$\pi(2, 3, 4, 5, 7)$$

SOP $\rightarrow$ POS 1-A

0-A

$$010, 011, 100, 101, 111$$

$$a'b'c, a'b'c', a'bc, a'bc', abc$$

Canonical $\rightarrow (a+b'+c) \cdot (a+b'+c') (a'+b+c) (a'+b+c') \cdot (a+b+c)$

POS $\rightarrow$ SOP

1-A

0 $\rightarrow$ A'

$$F = \sum(0, 2, 4, 6, 7)$$

~~000, 010, 100, 110, 111~~

$$a'b'c', a'bc', ab'c', abc', abc$$

Canonical

$$F = (a'b'c') + (a'bc') + (ab'c') + (abc') + (abc)$$

* K Mapping : K mapping is the graphical technique of simplifying Boolean expression. K map refers to a 2D truth table. K map is nothing but a different format of representing the values present in a one-dimensional truth table. K-maps basically deal with the technique of inserting the values of the output variable in cells within a rectangle or square grid according to definite pattern. It works on 2^n formula.

K map - Rules

- Group may not include any cell containing a zero.
- Group may be horizontal or vertical, but not diagonal.
- Group must contain 1, 2, 4, 8 or in 2^n cells.
- Each group should be as large as possible.
- [16, 8, 4, 2, 1]
- Group may overlap.
- Group may wrap around the table.
- There should be as few groups as possible.

$$* F = \Sigma (0, 1, 3, 2, 4, 5)$$

 (abc)

$$2^3 = 8$$

		bc			
a	0	00	01	11	10
	0	1 0	1	1 3	1 2
1	1	1 4	1 5	7	6

$$\begin{array}{r} 2 \overline{) 5} \\ 2 \overline{) 2} - 1 \\ 1 - 1 \end{array}$$

 (111)

$$0 = A'$$

$$1 = A$$

 g_1

a	b	c
0	0	0
0	0	1
1	0	0
1	0	1

 b'
 g_2
 $a: b c$

0	0	0	1	0	1
0	0	0	0	1	1
0	0	1	0	1	1
0	1	0	1	1	1
0	1	1	0	1	1

 a'

$$f = a' + b'$$

$$* F = \Sigma (1, 3, 2, 6, 4, 12, 13, 14)$$

 $abcd$

$$2^4 = 16$$

		cd			
ab	00	01	11	10	
	00	1 1	1 3	1 2	
01	1 9	5	7	1 6	
11	1 11	1 12	13	1 14	
10	8	4	11	10	

$$\begin{array}{r} 2 \overline{) 14} \\ 2 \overline{) 7} - 0 \\ 2 \overline{) 3} - 1 \\ 1 - 1 \end{array}$$

 (1110)

Q1

a	b	c	d
0	1	0	0
1	1	0	0
0	1	1	0
1	1	1	0

$$\text{g2 } b \cdot d' \Rightarrow bd'$$

a	b	c	d
0	1	1	0
0	0	1	0
a'	c	d'	

$$= a'cd'$$

a	b	c	d
0	0	0	1
0	0	1	1

$$(a'b'd)$$

a	b	c	d
1	1	0	0
1	1	0	1

$$(abc')$$

$$F = bd' + a'cd' + a'b'd + abc'$$

① $F = \Sigma(2, 3, 4, 5, 12, 13, 10, 11)$

(abcd)

	ab	00	01	11	10
00				1	1
01		1	1		
11		1	1		
10				1	1

81	a	b	c	d	82	a	b	c	d
0	0	1	0	0	0	0	0	1	1
0	0	1	0	1	0	0	0	1	0
1	1	1	0	0	1	1	0	1	1
1	1	1	0	1	1	0	0	1	0
	b	c				b'	c		

$$f = bc' + b'c$$

* $F = \Sigma (0, 2, 3, 6, 7, 8, 10)$

(a b c d)

	cd 00	01	11	10
ab 00	1	0	1	0
01	0	1	1	1
11	0	0	1	0
10	1	0	0	1

2/10
2/5-0
2/2-1
1/1

(1110)

g1

a	b	c	d
0	0	1	1
0	0	1	0
0	1	1	1
0	1	1	0

a' c

g2

a	b	c	d
0	0	0	0
0	0	1	0
1	0	0	0
1	0	1	0

b' d'

$F = a'c + b'd'$

व्याख्या & 5th question पर

* $F = \Sigma (3, 4, 5, 7, 9, 13, 14, 15)$

* $F = \sum (3, 4, 5, 7, 9, 13, 14, 15)$

ab \ cd	00	01	11	10
00	0	1	1	0
01	1	1	1	0
11	1	1	1	1
10	0	1	1	0

5 group

1	1	1	1
1	1	1	1
1	1	1	1
1	1	1	1

only 4 group

1	1	1	1
1	1	1	1
1	1	1	1
1	1	1	1

5 group

only 4 group

अनेही-वारद
 की जगह priority है but कम
 group मिलने वनेगा वही अंत

g1

a	b	c	d
0	1	0	0
0	1	0	1

g3

a	b	c	d
1	1	0	1
1	1	0	1

g2

a	b	c	d
0	0	1	1
0	1	1	1

g4

a	b	c	d
1	1	1	1
1	1	1	1

$$F = a'bc' + a'cd + ac'd + abc$$

$$F = m(4, 5, 6, 11, 12, 13, 14)$$

abcd

ab \ cd	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

$$\begin{array}{r} 2 \mid 14 \\ 2 \mid 7 - 0 \\ 2 \mid 3 - 1 \\ \hline 1 - 1 \end{array}$$

1110

g1

a	b	c	d
0	0	0	1
0	1	0	1

$$a' \quad c' d$$

g2

a	b	c	d
1	1	0	0
1	1	0	1

$$a \quad b \quad c$$

g3

a	b	c	d
0	1	1	0
1	1	1	0

$$b \quad c \quad d'$$

g4


a	b	c	d
1	0	1	1

$$a \quad b' \quad c \quad d$$

$$F = a'c'd + abc' + bcd' + ab'cd$$

K-map with don't care

56



K map with don't care
 care : It is an input sequence for which function output does not matter.

$$F = \sum (1, 3, 5, 7) + d(4, 8, 15)$$

High

High / or / low
 don't care

cd \ ab	00	01	11	10
00	X ₀	1 ₁	1 ₃	
01	X ₄	1 ₅	1 ₇	
11			X ₁₅	
10	X ₈			

a	b	c	d
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1

$$a' d = a' d$$

①

$$f = m(0, 1, 3, 5, 9, 13) + d(2, 4, 6, 7)$$

$\begin{matrix} & & ab & & cd \end{matrix}$

	00	01	11	10
00	1 0	1 1	1 3	X 2
01	X 4	1 5	X 7	X 6
11	1 12	1 13	1 15	1 14
10	1 8	1 9	1 11	1 10

g1

a	b	c	d
0	0	0	1
0	1	0	1
1	1	0	1
1	0	0	1
c		d	

g2

a	b	c	d
0	0	0	0
0	0	0	1
0	1	0	0
0	1	0	1
a'		c'	

g3

a	b	c	d
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
a'		d	

$$f = c'd + a'c' + a'd$$

ans $\rightarrow a' + bc'd' + b'c'd$ ✓

$$\begin{array}{r} 2112 \\ 218-0 \\ 213-0 \\ 1-1 \end{array}$$

92

a	b	c	d
0	1	0	0
1	1	0	0

25

a	b	c	d
0	0	0	1
1	0	0	1

b' c' d'

$$f = a' + bc'd' + b'c'd$$

* $F = \sum (1, 3, 5, 7, 9) + d (6, 12, 13)$

ab \ cd				
	00	01	11	10
00	0	1	1	2
01	0	1	1	6
11	12	11	15	14
10	8	10	11	10

g1				g2			
a	b	c	d	a	b	c	d
0	0	0	1	0	0	0	1
0	0	1	1	0	1	0	1
0	1	0	1	1	1	0	1
0	1	1	1	1	0	0	1
a' d				c' d			



$F = a'd + c'd$

Q. $f = \Sigma(1, 3, 4, 6) \rightarrow \text{POS}$

Q. $a'b'c + ab'c + abc' + ac' + b'c \rightarrow \text{mapping using boolean lg}$

Q. $x + x'y + yz \rightarrow \text{Canonical SOP}$
 $\text{std SOP} \rightarrow \text{canonical}$

Q. $f = \Sigma(0, 1, 4, 5, 6) + d(2, 3)$
 minimize using K map.

$\Sigma(0, 1, 4, 5, 6) + d(2, 3)$

	bc 00	01	11	10
a 0	1 0	1 1	1 2	1 3
1	1 4	1 5	1 7	1 6

$$\begin{array}{r} 2/6 \\ 2/5 = 0 \\ 1-1 \\ \hline 110 \end{array}$$

Q1

a	b	c
0	0	0
0	0	1
1	0	0
1	0	1

b'

Q2

a	b	c
0	0	0
1	0	0
0	1	0
1	1	0

c'

$$f = b' + c'$$

$$\begin{aligned} & (BC + A)(BC + B')C + ABC' \\ & (BC + A)(BC + B'C) + ABC' \\ & (BC + AC) + ABC' = BC + AC + ABC' \end{aligned}$$

61

(*)

$$x'y'z + yz + xz$$

→

$$z(x'y' + y + x)$$

$$z(x + y + x'y')$$

by distribution law

$$= z((x + y + x')(x + y + y')) \quad \text{OR law}$$

$$= z((y + x + x')(x + y + y'))$$

$$= z((y + 1)(x + 1))$$

$$= z(1)(1)$$

$$= z \quad \text{answer}$$

* $F(A, B, C, D) = \sum m(1, 3, 4, 6, 8, 9, 11, 13, 15) + \sum d(0, 2, 14)$

$2^4 = 16$

ab \ cd	00	01	11	10
00	1	1	1	1
01	1			1
11		1	1	
10	1	1	1	

g1

a	b	c	d
0	0	0	0
0	0	1	0
0	0	1	1
0	0	1	0

a' b'

g3

a	b	c	d
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0

g2

a	b	c	d
1	1	1	0
1	1	1	1
1	0	1	0
1	0	1	1

g4

a	b	c	d
0	0	0	0
0	0	1	0
1	0	0	0
1	0	1	0

ab \ cd	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

g1				g2			
a	b	c	d	a	b	c	d
0	0	0	0	1	1	0	1
0	0	0	1	1	1	1	1
0	0	1	1	1	0	0	1
0	0	1	0	1	0	1	1
a'	b'			a			d

g3				g4			
a	b	c	d	a	b	c	d
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	1	0	0	1	0	0	0
0	1	1	0	1	0	0	1
a'			d'	b'		c'	

$$F = a'b' + ad + a'd' + b'c'$$

$$\star A'BC + AB'C + ABC' + ABC$$

$$A'BC + AB'C + AB(C+C')$$

$$A'BC + AB'C + AB$$

$$A'BC + A(B+B'C)$$

$$A'BC + A(B+C)$$

$$A'BC + AB + AC$$

$$B(A+A'C) + AC$$

$$B(A+C) + AC$$

$$\underline{AB + BC + AC}$$

$$\checkmark (218.6)_{10} \leq 018$$

$$\begin{array}{r} 16 \overline{) 218} \\ \underline{16} \\ 58 \\ \underline{48} \\ 10 \end{array} \quad \begin{array}{l} \rightarrow D \\ \rightarrow A \end{array} \quad (DA.99 -) 18$$

$$.6 \times 16 = 9.6 \quad | = 9$$

$$.6 \times 16 = 9.6 \quad - 9$$

$$\textcircled{1} \underline{A'BC} + \underline{AB'C} + \underline{ABC'} + \underline{ABC} + \underline{ABC} + \underline{ABC}$$

$$BC(A' + A) + AB'C + ABC + ABC' + ABC$$

$$BC(1) + A'C(B' + B) + AB(C' + C)$$

$$\underline{BC + AC + AB}$$

$$\textcircled{2} (ABC)'(A+C)(A+C) \Rightarrow (ABC)'(A+A'C+AC+CC')$$

$$\Rightarrow (ABC)'(A+A'C+AC)$$

$$(ABC)'A(1+C'+C) \Rightarrow (ABC)'A \Rightarrow (ABC)'A = AA'B'C' = 0$$

(pyq) $ab + (ac)' + ab'c(ab + c)$

$$= ab + (ac)' + 0 + ab'c$$

$$= a(b + bc) + (ac)'$$

$$\boxed{\because A + AB = A + B}$$

$$\Rightarrow a(b + c) + (ac)'$$

$$\rightarrow ab + ac + (ac)'$$

$$\rightarrow \begin{matrix} a & a' & // & a + a' = 1 \\ ab + & & // & a + 1 = 1 \end{matrix}$$

$$a + c = 1$$

$$\rightarrow 1$$

(pyq) ① $A'BC + AB'C + ABC' + ABC$

② $(ABC)'(A + C)(A + C')$

③ $F(P, Q, R) = P'Q + QR' + QR + PQ'R'$

④ $f(x, y, z) = x'y'z' + x'yz' + x'yz + xyz'$

③ $P'Q + QR' + QR + PQ'R'$

$$P'Q + Q(R + R') + PQ'R'$$

$$P'Q + PQ'R' + Q$$

$$PQ'R' + P'Q + Q \Rightarrow PQ'R' + Q(P + 1) = \boxed{PQ'R' + Q} \text{ distribution}$$

④ $x'y'z' + x'yz' + x'yz + xyz'$
 $x'z'(y' + y) + y(x'z' + xz')$
 $\boxed{x'z' + y(x \oplus z)}$

$$Q + (PQ'R') \Rightarrow (P + Q)(Q + Q')(Q + R')$$

$$(P + Q)(Q + R')$$

$$PQ + PR' + Q + QR'$$

$$PQ + PR' + Q(1)$$

$$PR' + PQ + Q$$


$$\boxed{PR' + Q}$$

answer


Combinational circuits: It is a circuit in which we combine different gates to ~~create~~^{realise} a functional circuit.

characteristic of combinational circuits.

- ① It can have n number of inputs and m number of outputs.




- ② The output of combinational circuits at any instance depends only on the levels present at the input terminals.
- ③ They do not have any memory.




* Half adder: It is a combinational circuit with two inputs and two outputs. It is designed to add two single bit binary numbers. It has two

outputs sum and carry.




truth table

A	B	S	C	XOR & AND gates
0	0	0	0	
0	1	1	0	
1	0	1	0	
1	1	0	1	$S = A \oplus B$ $C = A \cdot B$



* Limitations of Half Adder: because it can take only two inputs so there is no provision to handle the carry output.

* Full adder: It is a combinational circuit with three input or two output. It is designed to add two single bit binary numbers, it has two output sum and carry, and three input A, B & carry-in.



A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

for sum


K-map

bc	00	01	11	10
a=0	0	1	1	1
a=1	1	1	0	0

zig-zag pattern

zig-zag pattern में जितने भी variables उनके (XOR) होगा

computer $a \oplus b \oplus c$



abc	010	011	110	111
a	0	0	1	1
b	0	1	0	0
c	0	1	0	1

$\Rightarrow a'b'c' + a'b'c + abc + a'bc'$

$b'(a'c' + a'c) + b(ac' + ac)$

$= b'(a' \oplus c) + b(a \oplus c)$

$\Rightarrow b'(a \oplus c) + b(a \oplus c)$

$\Rightarrow a \oplus b$
equation for sum

XOR


XNOR

let $a = a \oplus c$

for carry

69

1




a \ bc	00	01	11	10
	0	1	3	2
0	0	1	1	0
1	1	1	1	1

g1			g2			g3		
a	b	c	a	b	c	a	b	c
0	1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	1	1
bc			ac			ab		

$y = ab + bc + ac$ equation for carry output

draw the circuit



Combinational circuits

$$S = a \oplus b \oplus c$$

$$y = ab + bc + ac$$

full adder (most use in industry purposes)

$$ab + ac(b + b') + bc(a + a')$$

$$ab + abc + ab'c + abc + a'bc$$

$$= ab + abc + ab'c + a'bc$$

$$= ab + abc + ab'c + a'bc$$

$$= ab + c(ab' + a'b)$$

$$\Rightarrow ab + c(a \oplus b)$$

full adder diagram




* parallel Adder: It is a digital circuit capable of finding the arithmetic sum of two binary numbers, that are greater than one bit in length. It consists of full adder connected in a chain.

What is the need of parallel adder? needed for high-speed arithmetic operations in ~~the~~ digital system.


- Microcontrollers
- CPUs
- CPUs
- DSPs

A n bit parallel adder requires n full adder.



parallel adder

4 bit parallel adder




Out =

$\Rightarrow [10110]$

* Serial Adder: A serial adder consists of a single full adder and several shift registers. Two shift registers are used to hold the numbers (a & b) and ^{one} shift register is used to store the sum.

Advantage: As there is only a single full adder so they are economical, efficient and simple to build.



A	B	S	C
1011	0011	0	1
101	001	1	1
10	00	1	0
1	0	1	0


It is economical because it uses only one full adder (memory) and one shift register (memory). It is simple to build, compare to (adder).

CLA

Design

Carry look ahead adder and what is the need of adder.

Need:



Carry look ahead adder is a CLA reduces a propagation delay by introducing a complex hardware. It removes the dependencies between the adders and enhance the performance of calculation in advance.

A	B	Cin	S	Cout	
0	0	0	0	0	No carry generate
0	0	1	1	0	
0	1	0	1	0	Carry propagate
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	1	Carry generate
1	1	0	0	1	
1	1	1	1	1	

$$p = a \oplus b$$

$$G = a \cdot b$$

$$C = G + Cp$$

$$C = a \cdot b + Cin(a \oplus b)$$



~~$$C = G + Cin + P$$~~


$$C = G + Cin(P)$$

$$c_1 = a_0 b_0 + c_{in} (a_0 \oplus b_0)$$

$$\begin{array}{r} 101 \\ + 11010 \\ \hline \end{array}$$

$$c_1 = 1 \oplus 0 + 0 = 1$$

$$c_2 = a_1 b_1 + c_1 (a_1 \oplus b_1) = 1 \oplus 0 = 1$$



$$c_1 = a_0 b_0 + c_{in} (a_0 \oplus b_0)$$

$$c_2 = a_1 b_1 + c_1 (a_1 \oplus b_1)$$


- Ques) What is the advantage of & disadvantage CLA.
- faster, reduce propagation delay.
 - costly, complex.

Need of ~~adder~~ Adders: Adders are essential for performing arithmetic operations on digital computers. They are used in the arithmetic logic unit (ALU) which is the part of the CPU that performs all arithmetic and logical operations. It also uses in memory management unit and floating point unit.

(*)

Multiplexor / Demultiplexor (mux) Demux

Multiplexor : It is the combinational circuit that has many inputs and one output. It has select lines which are used to select which input line is sent to the output.



Truth table



S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$Y =$


$$Y = S_1' S_0' I_0 + S_1' S_0 I_1 + S_1 S_0' I_2 + S_1 S_0 I_3$$

Use of

Multiplexor : Communication system, Computer system, industrial systems, Consumer electronics.



Demultiplexor : It is the combinational




circuit that has many outputs and single input, it has select lines, it is used to distribute the input signal to one of the output lines.

It has select lines which is used to select which output line send to the input.

(Q40)

Design an 8x1 Multiplexer using 4x1 and 2x1 multiplexer.

Inputs			Output
S ₂	S ₁	S ₀	Y
0	0	0	I ₀
0	0	1	I ₁
0	1	0	I ₂
0	1	1	I ₃
1	0	0	I ₄
1	0	1	I ₅
1	1	0	I ₆
1	1	1	I ₇



Qand 8
marks

Truth table

78

12



S_1	S_0	X_0	Y_1	Y_2	Y_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


$$Y_0 = S_1 S_0 I$$

$$Y_1 = S_1 S_0 I$$

$$Y_2 = S_1 S_0 I$$

$$Y_3 = S_1 S_0 I$$

Ckt - Diagram




Use of Demultiplexer: Data distribution,
Serial to parallel conversion, Data
alignment.

Condition of encoder is a time to be of
 exclusive OR Input
 0.

(*)

Encoder/Decoder $\div$ Encoder: Encoder



Convert a set of input signals into a single output signal, typically in the form of a binary code.

4:2
 8:3
 16:4

Application of Encoder

- (i) Data compression.
- (ii) Analog to digital signal.


Input				Output	
I ₀	I ₁	I ₂	I ₃	Y ₁	Y ₂
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

at time to be of input signal


$$Y_1 = I_2 + I_3$$

$$Y_2 = I_1 + I_3$$

circuit diagram



Decoder: Decoder perform the opposite operation, converting ~~a binary code~~ ^{a binary code} into a set of output signals.



IP T.T. O/P

I_0	I_1	y_0	y_1	y_2	y_3	y_4
0	0	1	0	0	0	0
0	1	0	1	0	0	0
1	0	0	0	1	0	0
1	1	0	0	0	0	1




$$y_0 = I_0' I_1'$$

$$y_1 = I_0' I_1$$

$$y_2 = I_0 I_1'$$


$$y_3 = I_0 I_1$$



Q in final

8:3 in encoder

T.T




I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7		y_1	y_2	y_3
1	0	0	0	0	0	0	0		0	0	0
0	1	0	0	0	0	0	0		0	0	1
0	0	1	0	0	0	0	0		0	1	0
0	0	0	1	0	0	0	0		0	1	1
0	0	0	0	1	0	0	0		1	0	0
0	0	0	0	0	1	0	0		1	0	1
0	0	0	0	0	0	1	0		1	1	0
0	0	0	0	0	0	0	1		1	1	1

$$y_1 = I_4 + I_5 + I_6 + I_7$$

$$y_2 = I_2 + I_3 + I_6 + I_7$$

$$y_3 = I_1 + I_3 + I_5 + I_7$$



④

Parity checker

parity bit: A parity bit or parity check ~~bit~~ is a bit added to a string of binary data to insure that no. of ones (1s) in the data must be even or odd. It is used for error detection.

It is of two types.

(i) even parity (ii) odd parity

④

Even parity checker.

	A	B	C	Pd	P&C
0	0	0	0	0	0 (correct)
1	0	0	0	1	1 (error)
2	0	0	1	0	1
3	0	0	1	1	0
4	0	1	0	0	1
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	0
10	1	0	1	0	0
11	1	0	1	1	1
12	1	1	0	0	0
13	1	1	0	1	1
14	1	1	1	0	1
15	1	1	1	1	0

↓
e.g. A 0
0 1 1 0 1
0 1 1 0 1

cd

ab	00	01	11	10
00		1	3	1
01	1	1		
11		1		1
10	1	1		

g1				g2				g3			
a	b	c	p	a	b	c	p	a	b	c	p
0	0	0	1	0	0	1	0	0	1	0	0
$a'b'c'd$				$a'b'cd'$				$a'b'cd'$			

g4				g5				g6			
a	b	c	p	a	b	c	p	a	b	c	p
0	1	1	1	1	1	0	1	1	1	1	0
$a'b'cd$				$abc'd'$				$abcd'$			

g7				g8			
a	b	c	p	a	b	c	p
1	0	0	0	1	0	1	1
$ab'c'd'$				$ab'ed$			



answer = $(a \oplus b)' \oplus (c \oplus d)$

$$y = a'b'c'p + a'b'cp' + a'bc'p' + a'bc'p + abc'p + abc'p' + ab'c'p' + ab'c'p$$

[p=d]

$$y = a'b'[c'p + cp'] + a'b[c'p' + cp] + ab[c'p + cp'] + ab'[c'p' + cp]$$

Circuit diagram:



$$(a \oplus b) \oplus (c \oplus p)$$

$$y = a'b'[c \oplus p] + a'b[c \oplus p] + ab[c \oplus p] + ab'[c \oplus p]$$

$$y = a'b'[c \oplus p] + ab[c \oplus p] + a'b[c \oplus p] + ab'[c \oplus p]$$

$$y = (c \oplus p)[a'b' + ab] + (c \oplus p)(a'b + ab')$$

$$y = (c \oplus p)[a \oplus b] + (c \oplus p)(a \oplus b)$$

$$y = \frac{(c \oplus p)}{a} \frac{(a \oplus b)}{b} + (c \oplus p)'(a \oplus b)'$$

$$\boxed{ab' + a'b \Rightarrow a \oplus b \because} \quad [p = d]$$


$$y = (c \oplus p) \oplus (a \oplus b)$$

$$\boxed{y = (a \oplus b) \oplus (c \oplus d)}$$

$$\uparrow y = (a \oplus b) \oplus (c \oplus d)$$

(*) Sequential circuit.

(*) Sequential circuit : Combinational circuit does not use any memory hence previous state of input does not have any effect on circuit but sequential circuit has a memory so this type of circuit uses previous input and previous output.



(*) Explain the concept of memory in sequential circuits.


→ The concept of memory in sequential circuits is realized through flip-flops which are basic storage elements. These memory elements can store binary information (0s & 1s) can be used to hold the current state of the circuit.

④ flip flop : It is a binary storage device, It can store binary bit either 0 or 1

⑧ Types of flip flop




- ① $\hookrightarrow$ SR FF / Set Reset ff
- ② $\hookrightarrow$ JK FF / mem
- ③ $\hookrightarrow$ D FF / Direct ff
- ④ $\hookrightarrow$ T FF / Toggle

① SR flip flop : The SR flip-flop has two inputs S (set) and R (reset), and two outputs, Q_n and Q_n' when S input is high, the output Q_n is set to high, when R input is high, the output Q_n is reset to low.



86

20




Case 1 $Q_n = 0$

Case 2 $Q_n = 1$


$Q_n = 0 \rightarrow Q_{n+1} = 1$

$Q_n = 1 \rightarrow Q_{n+1} = 0$

Case 2 $Q_n = 1$		Q_n	Q_{n+1}	
S	R	Qn	Q_{n+1}	
0	0	0	0	Memory state
0	0	1	1	
0	1	0	0	Reset state
0	1	1	0	
1	0	0	1	Set
1	0	1	1	
1	1	0	X (invalid)	Invalid
1	1	1	X	




A JK flip-flop is similar to the SR flip-flop, but it has an additional input, where the J and K inputs both are high, the flip-flop toggles its state.



J	K	Q_m	Q_{m+1}	
0	0	0	0	memory state
0	0	1	1	memory state
0	1	0	0	reset 0
0	1	1	0	reset 0
1	0	0	1	set 1
1	0	1	1	set 1
1	1	0	1	Toggle
1	1	1	0	Toggle

(*) **T flip flop** : T flip-flop is a simplified version of the JK flip-flop. It has a single input T and two outputs Q_n & Q_n' when the clock input is high the output Q_n is toggled.




T	Q_n	Q_{n+1}	T	Q_n	Q_{n+1}
0	memory state	Q_n	0	0	0
0			0	1	1
1	Toggle state	Q_n'	1	0	1
			1	1	0

memory state

toggled

(*) **Race around condition** : Race around condition in flip flops when clock pulse is applied, output changes when the input changes. But in JK flip flop when J and K are one and ~~and~~ clock is high for a long period of time then the output Q will toggle as soon as the clock is high. This problem is called Race around condition.

(*) **D flip flop**: The D flip-flop has a single input D and two outputs Q_n and Q_n' when the clock input is high the output Q_n is set to the value of the D input.



D	Q _n	Q _{n+1}	
0	Reset	0	Reset state
1	Set	1	
0		0	Set state
1		1	

* **Race around condition**: For J-K flip-flop, if $J=1$, $K=1$ and if clock pulse = 1 for a long period of time, the output Q will toggle as long as the clock pulse is remain high which makes the output unstable or uncertain. This is called "race around condition".

~~Master slave flip flop~~

How master slave flip flop rectifies race

How to remove race around condition.

ans


(i)

if we reduce the clock high time then racing can be avoided

(ii)

Master slave flip flop.

Master slave flip flop.




A master slave flip-flop rectifies the race around condition by using two separate flip-flops. The first flip-flop called the master. The second flip-flop called the slave.


J	K	Q_m	Q_{m+1}
1	1	0	1
1	1	1	1

So race around condition is rectified.

DLFF

SR ~~latch~~ latch

SR ff



SR ff


* what are counters?

ans $\Rightarrow$ It is a circuit which is used to count the pulses, it is a group of flip-flop with a clock signal apply, it is of two types.

① Asynchronous counters.

② Synchronous counters. $\leftarrow$


2-bit counter using Tff



A synchronous counter

up counter

down counter



Synchronous counter

up counter

down counter

Asynchronous :

UP Counter (0, 1, 2, 3)

down counter (3, 2, 1, 0)

counter

synchronous

UP Counter

down counter

UP Counter

3
2
1



starting from here

down Counter

3
2
1



starting from here
down

Asynchronous 2 bit up counter using Tff

$f = 2$

Type = T, J-K




T

LSB


0, 1, 0, 1

MSB



clock	QB	QA
0	0	0
1	0	1
2	1	0
3	1	1

* T → Asynchronous down Counter Using T ff.



Binary

Clock	Q_B	Q_A
3	1	1
2	1	0
1	0	1
0	0	0
3	1	1

0-bit

* 2-bit Synchronous up Counter using T ff

① Type = T ff = T

② Excitation table

Present Q	Next $Q+1$	T
0	0	0
0	1	1
1	0	1
1	1	0

③ State table with excitation table

present state				next state		flip flop	
Q_2	Q_1	Q_2'	Q_1'	T_2	T_1		
0	0	0	1	0	1		
0	1	1	0	1	1		
1	0	1	1	0	1		
1	1	0	0	1	1		

K Map

for T_2 flip flop

Q_2	Q_1	0	1
0	0	0	1
0	1	0	1
1	0	0	1
1	1	0	1


$$T_2 = Q_1$$

for T_1 flip flop

Q_2	Q_1	0	1
0	0	1	1
0	1	1	1
1	0	1	1
1	1	1	1

$$T_1 = 1$$

Q_2	Q_1
0	0
0	1
1	0
1	1

design $\rightarrow$ 

State table $\rightarrow$ sym $\rightarrow$ down counter

Step = 3

previous state		next state		flip flop	
Q_2	Q_1	Q_2^+	Q_1^+	T_2	T_1
1	1	1	0	0	1
1	0	0	1	1	1
0	1	0	0	0	1
0	0	1	1	1	1

K map

T_2 Q_1

Q_2	0	1
0	1	0
1	1	0

Q_2 Q_1

0	0
1	0

Q_1'

$T_2 = Q_1'$

T_1 Q_1


Q_2	0	1
0	1	1
1	1	1

Q_2 Q_1

0	0
1	1

Q_1'

Step = 4



Excitation Table

previous Q_m	next Q_{m+1}	T
1	1	0
1	0	1
0	1	1
0	0	0


Step = 2

Step-1 = Type = T
ff $\rightarrow$ 02

2-bit

* Synchronous down counter

MST




2-bit synchronous up counter using JK ff

Step-1: No of flip flops = 2
Type of flip flop = JK

Step-2 → Excitation table

state Previous state		next ff	
Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Step 3: state table:



$$n = 2, \quad 2-1 = 2-1 = 3$$

$$0 \rightarrow 1 \rightarrow 2 \rightarrow 3$$


$$00 \rightarrow 01 \rightarrow 10 \rightarrow 11$$

$$No \text{ of state} = 2^2 = 4$$

state table


	Previous States		Next States		flip flop		flip.flop	
	Q ₂	Q ₁	Q ₂ ⁺	Q ₁ ⁺	J ₂	K ₂	J ₁	K ₁
0	0	0	0	1	0	X	1	X
1	0	1	1	0	1	X	X	1
2	1	0	1	1	X	0	1	X
3	1	1	0	0	X	1	X	1

Step 4: K-map



Step: 5

Circuit diagram



(P40)

Describe synchronous and asynchronous counters.

Synchronous counter: A synchronous counter is also known as a parallel counter. In the synchronous counter, there are continuous clock input signals with flip-flops used to produce the output. It is faster than asynchronous.

Asynchronous counter: Asynchronous counter is also known as the serial counter. In asynchronous counters, different clock signals are used to produce the output. It is slower than synchronous.

(p49) Compare level and edge triggering of clock.
Edge triggering

level triggering

① It allows ~~to~~ a circuit to become active at the positive edge or the negative edge of the clock signal.

It allows a circuit to become active when the clock pulse is on a particular level.

② Example: Flip-flop Counter

Example: Latches Memory cells

③ Application: Digital clocks

Application: Digital to analog converters.

④ It provides precise timing to control synchronous operations

It does not provide precise timing to control and typically used for asynchronous events

(p49) Difference b/w flip flop and latch

Flipflop

latch

① flipflop is edge-triggered

latch is level-triggered

② flipflops are synchronous.

latches are asynchronous.

③ It is used in Registers, counters, memory

It is used in asynchronous sequential logic.

④ It has a clock signal.

It does not have a clock signal.

(p29)

Difference between combinational and sequential circuits.

- | Combinational circuit | sequential circuit. |
|---|--|
| ① It's output depends on present inputs only | It's output depends on inputs and previous outputs. |
| ② It does not have memory | It have memory. |
| ③ It is not time dependent | It is time dependent. |
| ④ It is use to ^{perform} Arithmetic and Boolean operation. | It is use to Data Storage, Sequencing events. |
| ⑤ Examples: logic gates, Encoder, decoder, adders, Multiplexers, Demultiplexers | Examples: Flip flops, Counter, Registers, latches, memory chips. |
| ⑥ It is easy to design. | It is harder to design than sequential circuits. |

(p29)


what is shift register, Describe shift register, Explain PISO and SIPO shift register.
 Ans → A shift register is a device; it is a group of flip-flops connected in series used to store multiple bits of data.

Type of shift registers

- ① serial in serial out SR (SISO)
- ② serial in parallel out SR (SIPO) ✓
- ③ parallel in serial out SR (PISO) ✓
- ④ parallel in parallel out SR (PIPO)

Ques Explain the working of 3 bit shift register
Ans If the register is capable of shifting data bits either towards right hand side or towards left hand side is known as shift register. It is a group of flip-flop connected in series.

SISO Shift Register Serial in - Serial out



working :- We are sending '011' binary info

clk	input	Q ₃	Q ₂	Q ₁	
0	—	0	0	0	assume initial status of the D flip flop from left most to right most is
1	(LSB) 1	1	0	0	
2	1	1	1	0	
3	(MSB) 0	0	1	1 (LSB)	Q ₃ Q ₂ Q ₁ = 000
4	—	—	0	1	
5	—	—	—	0 (MSB)	The initial status of

the D ff in the absence of clock signal is $Q_3 Q_2 Q_1 = 000$
 the serial output is coming from Q_1 . so the LSB (1) is received at 3 positive edge of clock. and the MSB (0) is received at 5 positive edge of clock. Therefore 3 bit SISO shift register requires five clock pulses in order to produce the valid output.

Q10

101

Draw the circuit of BCD adder and explain it.

Date: / /
Page No.:

	S4	S3	S2	S1	Y
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	0
8	1	0	0	0	0
9	1	0	0	1	0
10	1	0	1	0	1
11	1	0	1	1	1
12	1	1	0	0	1
13	1	1	0	1	1
14	1	1	1	0	1
15	1	1	1	1	1

S4 S3	S2 S1	00	01	11	10
00	00	0	1	3	2
01	00	4	5	7	6
11	00	12	13	15	14
10	00	8	9	11	10


g1 = S4 S3	S2	S1
1	1	0
1	1	0
1	1	1
1	1	1
1	1	1
1	1	1


g1 = S4 S3	S2	S1
1	1	1
1	1	1
1	1	1
1	1	1
1	1	1
1	1	1

g2 = S4	S2
1	1
1	1
1	1
1	1
1	1
1	1


$$Y = S3S4 + S2S1$$

$$Y = S3S4 + S4S2$$







SISO^o Shift Register: This shift register allows serial input and produces a serial output is known as a serial-in serial-out shift register.




② **SIPO:** This shift register allows serial input and produces a parallel output is known as the serial-in parallel out shift register.



③ **PISO shift register:** This shift register allows parallel input and produces a serial output is known as a parallel-in serial out shift register.



④ **PIPO shift register:** This shift register allows parallel input and also produces a parallel output is known as parallel-in parallel out shift register.



Explain the working of gray code.
 a 4 bit binary to gray converter.

(P18)

Design and implement ~~the circuit~~ write ~~the program~~ its importance and its use.

	B ₃	B ₂	B ₁	B ₀	G ₃	G ₂	G ₁	G ₀
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	1	1
2	0	0	1	0	0	1	1	1
3	0	0	1	1	0	1	0	0
4	0	1	0	0	0	1	1	0
5	0	1	0	1	0	1	1	1
6	0	1	1	0	0	1	0	1
7	0	1	1	1	0	1	0	0
8	1	0	0	0	1	1	0	0
9	1	0	0	1	1	1	0	1
10	1	0	1	0	1	1	1	1
11	1	0	1	1	1	1	1	0
12	1	1	0	0	1	0	1	0
13	1	1	0	1	1	0	1	1
14	1	1	1	0	1	0	0	1
15	1	1	1	1	1	0	0	0

to 15

for

0, 1, 14, 13, 19, 15

16, 7, 8, 9, 10, 11

4, 5, 10, 11, 12, 13

5, 6, 9, 10, 13, 14

G₃

11 10

3	2
7	6
15	14
11	10

B₃ B₂ B₁ B₀

1 1 0 0
 1 1 0 1
 1 1 1 0
 1 1 1 1
 1 0 0 0
 1 0 0 1
 1 0 1 0
 1 0 1 1
 1 1 0 0
 1 1 0 1
 1 1 1 0
 1 1 1 1

$G_3 = B_3$

B₃

table

$$2^4 = 16$$

Range = 0 to 15

16 Map for

$$G_3 = \sum m(8, 9, 10, 11, 12, 13, 14, 15)$$

Question-2 $G_2 = \sum m(4, 5, 6, 7, 8, 9, 10, 11)$

$$G_1 = \sum m(2, 3, 4, 5, 10, 11, 12, 13)$$

$$G_0 = \sum m(1, 4, 5, 6, 9, 10, 13, 14)$$

Question-3 K Map for G_3

the

B_3	B_2	B_1	B_0	00	01	11	10
00	0	1	3	2			
01	4	5	7	6			
11	12	13	15	14			
10	8	9	11	10			

G_3

B_3 B_2 B_1 B_0

1	1	0	0
1	1	0	1
1	1	1	1
1	1	1	0
1	0	0	0
1	0	0	1
1	0	1	1
1	0	1	0

$$G_3 = B_3$$

B_3

LSB

B3 B2 B1 B0 G12

B3 B2	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

B3	B2	B1	B0
0	1	0	0
0	1	0	1
0	1	1	1
0	1	1	0
B3	B2	B1	B0
B3	B2	B1	B0
B3	B2	B1	B0
B3	B2	B1	B0

B3	B2	B1	B0
1	0	0	0
1	0	0	1
1	0	1	1
1	0	1	0

$G12 = B3' B2 + B3 B2'$

$G12 = B3 \oplus B2$

G11 for G12

B3 B2	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

$G11 = B2 B1' + B2' B1$

$G11 = B2 \oplus B1$

21

B3	B2	B1	B0
0	1	0	0
0	1	0	1
1	1	0	0
1	1	0	1
B2	B1	B0	

22

B3	B2	B1	B0
0	0	1	1
0	0	1	0
1	0	1	1
1	0	1	0
B2	B1	B0	

G_0

$B_3 B_2$		$B_1 B_0$		G_1		G_2	
		00	01	11	10	00	01
00	00	0	1	1	0	0	0
01	01	1	1	0	1	1	0
11	11	1	0	0	1	0	1
10	10	0	1	0	1	1	1

B_3	B_2	B_1	B_0	G_3	G_2	G_1	G_0
0	0	0	1	0	0	1	0
0	1	0	1	0	1	1	0
1	1	0	1	1	1	1	0
1	0	0	1	1	0	1	0

$$G_0 = B_1 B_0 + B_1 B_0'$$

$$G_0 = B_1 \oplus B_0$$


$$G_3 = B_3$$

$$G_2 = B_3 \oplus B_2$$

$$G_1 = B_2 \oplus B_1$$

$$G_0 = B_1 \oplus B_0$$

Circuit diagram



- i) Importance and use.
- ii) Error Reduction in A to D Conversion.
- iii) Communication system
- iv) Minimizing Glitching in Digital circuit.

(P/Q)

Design 2-bit synchronous Down Counter using JK flip flop.

ans →

Step 1: Type = JK ff = 2

② Excitation table

SI → No of ff = 2

Type of ff = JK

Excitation

Previous state		Next state	
Q_n	Q_{n+1}	J	K
0	1	X	0
0	0	X	1
1	1	0	X
1	0	0	X

State table

Previous state		Next state		flip flop			
Q_2	Q_1	$Q_2 + 1$	$Q_1 + 1$	J	K	J	K
1	1	1	0	X	0	X	1
1	0	0	1	X	1	1	X
0	1	0	0	0	X	X	1
0	0	1	1	1	X	1	X

K-map

107

J_2 ϕ_1

ϕ_2 0 1

0	1	0	0
1	$\times$	$\times$	1

ϕ_2 ϕ_1

0	0
1	0

ϕ_1'

$$J_2 = \phi_1'$$

J_1 ϕ_1

ϕ_2 0 1

0	1	0	0
1	1	0	1

ϕ_2 ϕ_1

0	0
0	1
1	0
1	1

$J_1 = 1$

K_2 ϕ_1

ϕ_2 0 1

0	$\times$	0	0
1	1	0	1

ϕ_2 ϕ_1

0	0
1	0

$K_2 = \phi_1'$

K_1 ϕ_1

ϕ_2 0 1


0	$\times$	0	0
1	$\times$	1	1

ϕ_2 ϕ_1

0	0
0	1
1	0
1	1

$K_1 = 1$



$$J_2 = \phi_1', J_1 = 1, K_2 = \phi_1', K_1 = 1$$



(P98) Compare encoder & decoder

(i) It convert a set of input into a single output signal.

It convert a single input into a set of output signal.



(iii) application: memory addressing, data selection

application: Synchronization delay.

(iv) Multiple input & single output

multiple output & single input -

(P99) Compare decoder and demultiplexers with suitable block diagram.

decoder

(i) Multiple inputs & ~~and~~ ~~single output~~



demultiplexer
single input.

(2) It converts coded input into a set of outputs.

It distributes a single input to multiple outputs.

(3) App: memory system

App: communication system
data routing.



(p. 10) Add following decimal perform subtraction using 2's complement $(101001)_2 - (001100)_2$

Ans → Step: 1 → find 2's complement of $(101001)_2$

$$\begin{array}{r}
 101001 \\
 2'sc \rightarrow 010110 \\
 2'sc \rightarrow \quad \quad \quad +1 \\
 \hline
 010111
 \end{array}$$

Step: 2 → Add $(010111)_2$ to $(001100)_2$

$$\begin{array}{r}
 001100 \\
 010111 \\
 \hline
 100011
 \end{array}$$

Step: 3 if there will ~~no~~ carry then ~~omit it means leave it~~ omit the carry and that will be your answer.

but in case of ~~@~~ No carry take again 2's complement of result and put (-) symbol after taking 2's complement that will be your ans.

$$\begin{array}{r}
 \text{result} \rightarrow 100011 \\
 2's \rightarrow 011100 \\
 2'sc \rightarrow \quad \quad \quad +1 \\
 \hline
 011101
 \end{array}$$

$$-011101$$

Ques add the following decimal numbers using BCD addition and verify your answer. 599 and 984

Note: ① Sum ≤ 9 , final carry = 0 answer is ✓

② Sum ≤ 9 , final carry = 1 answer is X

then add 6 (0110)

③ Sum > 9 final carry = 0. ans is X

add (0110).

$$\begin{array}{r} 984 \\ + 599 \\ \hline 1583 \end{array}$$

$$\begin{array}{r} 100110000100 \\ 010110011001 \\ \hline 111100011101 \end{array}$$

$\begin{array}{ccc} >9 & <9 & >9 \\ & \text{add } 6 (0110) \end{array}$

$$\begin{array}{r} 111100011101 \\ 011001100110 \\ \hline 0001010100000011 \\ \hline \begin{array}{ccccccc} 1 & & 5 & & 8 & & 3 \end{array} \end{array}$$


$\rightarrow 1583$

Q3

Implement full adder using two half adders and one OR gate.


Ans $\Rightarrow$ We know that in case of full adder
 $S = A \oplus B \oplus C$
 $C = AB + BC + AC$

circuit diagram:



So full adder using two half adders and one OR gate.

in case of half adder
 $S = A \oplus B$ $C = AB$



$$(A \oplus B)C + AB$$

$$(AB' + BA')C + AB$$

$$AB'C + A'BC + AB$$

$$\begin{aligned} & \cancel{ABC} + A'BC + AB'C + AB \\ & A'BC + A(B'C + B) \end{aligned} \quad \left\{ \begin{array}{l} \because A + A'B = A + B \end{array} \right.$$

$$A'BC + A(B + C)$$

$$A'BC + AB + AC$$

$$A'BC + AC + AB$$

$$AB + C(A'B + A)$$

$$\left\{ \begin{array}{l} \because A + A'B = A + B \end{array} \right.$$

$$AB + C(A + B)$$

$$AB + AC + BC$$

$$\boxed{AB + BC + AC} \text{ proved}$$

(pyq) Design 4 to 16 decoder with 2 to 4 decoder
 4x16 decoder using 2x4 decoder
 only $\Rightarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$
 I/p O/p I/p O/p

No of decoder = $\frac{\text{reqd out}}{\text{output}} = \frac{16}{4} = 4 = 1$





Diagram $\uparrow \uparrow \uparrow$

Verify:

A B C D
 1 1 0 1


truth table




A	B	C	D	Output
0	0	0	0	$D0 = 1$
0	0	0	1	$D1 = 1$
0	0	1	0	$D2 = 1$
0	0	1	1	$D3 = 1$
0	1	0	0	$D4 = 1$
0	1	0	1	$D5 = 1$
0	1	1	0	$D6 = 1$
0	1	1	1	$D7 = 1$
1	0	0	0	$D8 = 1$
1	0	0	1	$D9 = 1$
1	0	1	0	$D10 = 1$
1	0	1	1	$D11 = 1$
1	1	0	0	$D12 = 1$
1	1	0	1	$D13 = 1$
1	1	1	0	$D14 = 1$
1	1	1	1	$D15 = 1$

Analog to Digital

115



Successive Approximation A/D Converter



if $V_i > V_d \rightarrow$ MSB set

$V_i < V_d \rightarrow$ MSB reset, Next bit set

$V_i = V_d \rightarrow$ output

* Application of A/D & D/A Converters


A/D $\rightarrow$ ① sensors ② Audio & video processing

D/A $\rightarrow$ ① Audio and video playback
② Motor control


Digital to analog

R-2R Ladder D/A C

116



Digital inputs =



logic(0) = 0V
logic(1) = 16V

$$V_A = V_0 \times 2^0 + V_1 \times 2^1 + V_2 \times 2^2 + V_3 \times 2^3 + \dots$$

where n = no. of bits

Let's take an example: 0101

$$V_A = \frac{16 \times 2^0 + 0 \times 2^1 + 16 \times 2^2 + 0 \times 2^3}{2^4}$$

$$V_A = \frac{16 \times 1 + 0 \times 2 + 16 \times 4 + 0 \times 8}{16}$$

$$V_A = \frac{16 + 0 + 64 + 0}{16}$$

$$V_A = \frac{80}{16} = 5V$$

$$V_A = 5V$$

Thus analog output is 5V for binary 0101